Sign in
dawn
/
dawn
/
65fa98d50f6db634e6ed0bf52056bded862a3955
/
.
/
test
/
tint
/
statements
/
compound_assign
/
vector
/
shift_left.wgsl.expected.ir.fxc.hlsl
blob: 8f0b2103ddcfa5700d039875ffd0a80227d1d61d [
file
] [
log
] [
blame
]
RWByteAddressBuffer
v
:
register
(
u0
);
void
foo
()
{
v
.
Store4
(
0u
,
asuint
((
asint
(
v
.
Load4
(
0u
))
<<
((
2u
).
xxxx
&
(
31u
).
xxxx
))));
}
[
numthreads
(
1
,
1
,
1
)]
void
unused_entry_point
()
{
}