Sign in
dawn
/
dawn
/
main
/
.
/
test
/
tint
/
statements
/
compound_assign
/
vector
/
shift_left.wgsl.expected.fxc.hlsl
blob: f44e256577573508bca639b2df71c0e59c370ce4 [
file
] [
log
] [
blame
]
RWByteAddressBuffer
v
:
register
(
u0
);
[
numthreads
(
1
,
1
,
1
)]
void
foo
()
{
v
.
Store4
(
0u
,
asuint
(
asint
((
asuint
(
asint
(
v
.
Load4
(
0u
)))
<<
((
2u
).
xxxx
&
(
31u
).
xxxx
)))));
}